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array configurations, and the structures so produced. The 
fabrication method involves depositing first and second 
pluralities of electrodes comprising nanowires using pro- 
cesses such as lithography, deposition of metals, lift-off 
processes, and chemical etching that can be performed using 
conventional processing tools applicable to electronic mate- 
rials processing. The gap spacing in the nano-gap electrode 
array is defined by the thickness of a sacrificial spacer layer 
that is deposited between the first and second pluralities of 
electrodes. The sacrificial spacer layer is removed by etch- 
ing, thereby leaving a structure in which the distance 
between pairs of electrodes is substantially equal to the 
thickness of the sacrificial spacer layer. Electrode arrays 
with gaps measured in units of nanometers are produced. In 
one embodiment, the first and second pluralities of elec- 
trodes are aligned in mutually orthogonal orientations. 
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FABRICATION OF NANO-GAP ELECTRODE 
ARRAYS BY THE CONSTRUCTION AND 
SELECTIVE CHEMICAL ETCHING OF 
NANO-CROSSWIRE STACKS 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application claims priority to and the benefit of 
co-pending U.S. provisional patent application Ser. No. 
601582,698, filed Jun. 24, 2004, which application is incor- 
porated herein by reference in its entirety. 
STATEMENT REGARDING FEDERALLY 
FUNDED RESEARCH OR DEVELOPMENT 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
FIELD OF THE INVENTION 
The invention relates to electrode arrays in general and 
particularly to electrode arrays having gaps with dimensions 
in the range of units to tens of nanometers. 
BACKGROUND OF THE INVENTION 
Fabrication of conductive electrodes with molecular sized 
separations is required for the electrical characterization of 
single molecules. Electrical characterization of single mol- 
ecules in turn is essential for the development of single 
molecular electronic devices, including chemical and bio- 
logical sensors. Several methods have been demonstrated to 
fabricate electrodes having gap dimensions measured in 
units or tens of nanometers (which are also referred to as 
“nano-gap electrodes”). The methods include: fabrication of 
thin wires comprising mechanical break junctions; elec- 
tromigration of metal to cause a break in a wire; electro- 
chemical deposition techniques on planar substrates; 
shadow evaporation of metals onto planar substrates; 
focused ion beam etching of metallic structures on planar 
substrates; and e-beam lithography of metallic structure on 
planar substrates. Most of these approaches are, however, 
not easily controllable and suffer poor reproducibility, low 
yield, and low throughput. The e-beam lithography method 
is relatively controllable and reproducible. However well- 
controlled creation of e10 nm gap electrodes was achieved 
only by using elaborate e-beam overlapping and overexpo- 
sure lithography techniques. The focused ion beam method 
can generate e10 nm gap electrodes using Ti mask patterns 
with focused ion beam etching. However focused ion beam 
systems are not readily available due to the extremely high 
cost of the apparatus used to generate such beams. Further- 
more, all these previously demonstrated methods are not 
suitable for producing highly dense nanoelectrode arrays 
that are electrically addressable for chemical and biological 
sensor applications. 
There is a need for highly dense nano-gap electrode array 
structures that are electrically addressable for chemical and 
biological sensor applications and for methods of fabricating 
such nano-gap electrode arrays. 
SUMMARY OF THE INVENTION 
We describe a new approach to fabricate nano-gap elec- 
trode structures in array configuration. As opposed to pre- 
viously demonstrated methods, this approach is simple, easy 
to control, and enables the production of electrically addres- 
2 
sable, ultra dense, nano-gap electrode arrays. In overview, 
the fabrication method involves depositing a first plurality of 
first electrodes and a second plurality of second electrodes 
using processes such as lithography, deposition of metals, 
5 lift-off processes, and chemical etching that can be per- 
formed using processing tools such as are used in processing 
electronic materials. The gap spacing in the nano-gap elec- 
trode array is defined by the thickness of a sacrificial spacer 
layer that is deposited between the first plurality of first 
i o  electrodes and the second plurality of second electrodes, and 
that is removed by etching, thereby leaving a structure in 
which the distance between pairs of electrodes is substan- 
tially equal to the thickness of the sacrificial spacer layer. 
In one aspect, the invention relates to a method of 
15 fabricating a nano-gap electrode structure in an array con- 
figuration. The method comprises the steps of forming a first 
plurality of first electrodes in an array, each of the plurality 
of first electrodes having a first electrode surface; depositing 
a sacrificial spacer layer having a first surface and a second 
20 surface defining a thickness of the sacrificial spacer layer 
upon the first electrode surface of at least one of the first 
electrodes, the first surface of the sacrificial spacer layer 
adjacent the first electrode surface of the first electrode; 
forming a second plurality of second electrodes in an array, 
25 each of the plurality of second electrodes having a first 
electrode surface, the second surface of the sacrificial spacer 
layer adjacent the first surface of at least one of the second 
plurality of second electrodes; and removing at least that 
portion of the sacrificial spacer layer having the first surface 
30 of the sacrificial spacer layer adjacent the first electrode 
surface of a selected one of the first plurality of first 
electrodes and the second surface of the sacrificial spacer 
layer adjacent the first surface of at least one of the second 
plurality of second electrodes. The first surface of the 
35 selected one of the first plurality of first electrodes and the 
first surface of at least one of the second plurality of second 
electrodes define an electrode gap having a dimension 
substantially equal to the thickness of the portion of the 
sacrificial spacer layer that was removed. 
In one embodiment, the method further comprises the step 
of providing a substrate for supporting the nano-gap elec- 
trode structure. 
In one embodiment, the method further comprises the step 
of providing a first adhesion layer between the substrate and 
45 at least one of the first plurality of first electrodes. In one 
embodiment, the first adhesion layer and the sacrificial 
spacer layer comprise a different material composition. In 
one embodiment, the substrate is a semiconductor material. 
In one embodiment, the semiconductor material is silicon. 
In one embodiment, the method further comprises the step 
of providing an insulator layer upon the substrate for elec- 
trically insulating at least one electrode of the nano-gap 
electrode structure from the substrate. 
In one embodiment, the method further comprises the step 
of defining a dimension of at least one of the first plurality 
of first electrodes in an array and the second plurality of 
second electrodes in an array by lithographic methods. In 
one embodiment, the dimension is a selected one of a width 
60 of a selected electrode, a separation between two adjacent 
electrodes in the first plurality of first electrodes, and a 
separation between two adjacent electrodes in the second 
plurality of second electrodes. 
In one embodiment, the method further comprises the step 
65 of defining a relative orientation between at least one of the 
first plurality of first electrodes in an array and at least one 
of the second plurality of second electrodes in an array by 
40 
50 
55  
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lithographic methods. In one embodiment, the relative ori- 
entation is an orthogonal orientation. 
In one embodiment, the method further comprises the step 
of forming a lattice structure that mechanically supports at 
least one of the first plurality of first electrodes and the 
second plurality of second electrodes. 
In one embodiment, the method further comprises the step 
of providing electrical connection contacts connected to the 
first plurality of first electrodes and the second plurality of 
second electrodes, the electrical connection contacts config- 
ured to provide convenient electrical communication 
between the nano-gap electrode structure and another elec- 
trical device. In one embodiment, the thickness of the 
sarificial spacer layer is less than ten nanometers. 
In another aspect the invention features a three-dimen- 
sional nano-gap electrode structure in an array configura- 
tion. The three-dimensional nano-gap electrode structure 
comprises a first plurality of first electrodes in an array, each 
of the plurality of first electrodes having a first electrode 
surface; and a second plurality of second electrodes in an 
array, each of the plurality of second electrodes having a first 
electrode surface, a first surface of at least one of the first 
plurality of first electrodes disposed at a separation distance 
from the first electrode surface of a selected one of the 
second plurality of second electrodes, the separation dis- 
tance defined by a void resulting from removal of a sacri- 
ficial material, the separation distance being measured in a 
direction perpendicular to at least one of the first electrode 
surface of the first electrode and the first electrode surface of 
the second electrode. The first surface of the selected one of 
the first plurality of first electrodes and the first surface of at 
least one of the second plurality of second electrodes define 
a three-dimensional structure. 
In one embodiment, the separation distance has a dimen- 
sion of less than 10 nm. 
In one embodiment, the three-dimensional nano-gap elec- 
trode structure in an array configuration further comprises a 
substrate for supporting the three dimensional nano-gap 
electrode structure. In one embodiment, the substrate is a 
semiconductor material. In one embodiment, the semicon- 
ductor material is silicon. 
In one embodiment, the three-dimensional nano-gap elec- 
trode structure in an array configuration further comprises an 
insulator layer upon the substrate for electrically insulating 
at least one electrode of the nano-gap electrode structure 
from the substrate. 
In one embodiment, the three-dimensional nano-gap elec- 
trode structure in an array configuration further comprises 
electrical connection contacts connected to the first plurality 
of first electrodes and the second plurality of second elec- 
trodes, the electrical connection contacts configured to pro- 
vide convenient electrical communication between the 
nano-gap electrode structure and another electrical device. 
In one embodiment, the three-dimensional nano-gap elec- 
trode structure in an array configuration further comprises a 
lattice structure that mechanically supports at least one of 
the first plurality of first electrodes and the second plurality 
of second electrodes. In one embodiment, at least one of the 
first plurality of first electrodes in an array and at least one 
of the second plurality of second electrodes in an array are 
disposed relative to one another in an orthogonal orientation. 
The foregoing and other objects, aspects, features, and 
advantages of the invention will become more apparent from 
the following description and from the claims. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The objects and features of the invention can be better 
understood with reference to the drawings described below, 
and the claims. The drawings are not necessarily to scale, 
emphasis instead generally being placed upon illustrating 
the principles of the invention. In the drawings, like numer- 
als are used to indicate like parts throughout the various 
views. 
FIG. 1 is a schematic flow diagram depicting the steps of 
a first fabrication process for producing a nano-gap electrode 
array structure, in which FIGS. l(a)-l(k) are perspective 
views depicting the structure of the nano-gap electrode array 
as it is formed stepwise in the depicted process, according to 
the invention. 
FIG. 2 is a schematic flow diagram depicting the steps of 
a second fabrication process for producing a nano-gap 
electrode array structure, in which FIGS. 2(a)-2(k) are 
perspective views depicting the structure of the nano-gap 
15 electrode array as it is formed stepwise in the depicted 
process, according to the invention. 
FIG. 3 is a schematic flow diagram depicting the steps of 
a third fabrication process for producing a nano-gap elec- 
trode array structure, in which FIGS. 3(a)-3(h) are perspec- 
20 tive views depicting the structure of the nano-gap electrode 
array as it is formed stepwise in the depicted process, 
according to the invention. 
FIGS. 4(a) and 4(b) are optical images of a nano-gap 
electrode array structure comprising 50 nanometer nanow- 
25 ires and having contact pads, according to principles of the 
invention. 
FIGS. 5(a),  5(b), and 5(c) are scanning electron micro- 
scope (SEM) images of portions of nano-gap electrode array 
structures comprising SO nm wire (5(a)),  60 nm wire (5(b)), 
30 and 30 nm wire (5c)),  respectively, according to principles 
of the invention. 
FIG. 5 ( 4  is a scanning electron microscope (SEM) image 
at low magnification, showing a region of a nano-gap 
electrode array structure comprising a first plurality of first 
35 electrodes and a second plurality of second electrodes in 
mutually orthogonal orientation, according to principles of 
the invention. 
FIG. 6(a)  is a schematic diagram of a test circuit com- 
prising an electrode pair comprising two nanowires having 
40 200 nm widths, oriented orthogonally to each other and 
having a gap of substantially 5 nm, according to principles 
of the invention. 
FIGS. 6(b) and 6(c) are graphs of the current normally 
observed, and anomalous current observed, to flow across 
45 the electrode pair as a function of applied voltage when 
tested using a circuit such as that of FIG. 6(a),  with no 
electrically active substance deliberately placed in the 5 nm 
gap, respectively. 
50 DETAILED DESCRIPTION OF THE 
INVENTION 
One application of a nano-gap electrode array structure is 
to provide a primary detection element for a chemical andor 
55 a biomolecular microsensor having ultra high sensitivity. 
The nano-electrode based microsensor is expected to have 
numerous applications for NASA missions including in situ 
detection of signatures of extraterrestrial life during plan- 
etary exploration, and health and habitat environmental 
60 monitoring for astronauts during manned missions, as well 
as applications in chemical and biomolecular sensing in a 
terrestrial environment. 
In one embodiment, nano-gap electrode arrays are fabri- 
cated by creating two crossed overlapping layers of elec- 
65 trodes in an array configuration that are separated by a 
sacrificial spacer layer such as an ultra thin (e10 nm) film 
(e.g. Cr, Ge, or Ni) and then selectively etching away the 
US 7,385,295 B2 
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sacrificial spacer layer to provide a gap of desired dimen- oxide film or layer 104 provides electrical isolation between 
sions between the electrodes. In the final structure, the pairs of nanowires and between the nanowires and the 
crossed nanowires form nanoelectrode pairs with the gap silicon wafer substrate 102. 
between the pair of electrodes determined by the thickness At step 1.2, a layer of resist 106 is applied Over the oxide 
of the sacrificial spacer layer. In some embodiments, the 5 layer 104 using conventional Processing methods, and the 
electrode arrays comprise nanowire arrays. The nanowires resist 106 is Patterned using e-beam lithography to create a 
can be any convenient size that is sufficient to carry the template for the first nanowire layer. The lithographic pat- 
necessary electrical signals, for example, for sensing a terning allows one to control the dimension of a width, a 
i o  spacing between one nanowire electrode and an adjacent electrode pair. As will be apparent from the description and 
nanowire electrode in an electrode array. The maximum the drawings, it is possible to individually address an elec- thickness of the nanowire is determined by the thickness of 
the metal film that is deposited. However, the thickness and trode pair by activating (e.g., applying sensing signals to, 
and receiving data signals from) the nanowires used to form profile of the resist layer may limit the film thickness that 
the electrode pair. Although the nanowires described herein 15 one can deposit and still define the geometry of the nanow- 
nanowires having any convenient geometrical cross section layer 104 upon which is a patterned resist layer 106, 
can in principle be used. At step 1.3, an etching process is used to remove a portion 
The fabrication process can be understood in its most of the oxide layer in conformity with the patterned resist 
general description as the steps of forming the first layer 20 106, to form grooves that will hold electrode metal. The 
iting the sacrificial spacer layer upon the first layer of Process, but suitable etching Process Can be applied to 
electrodes, forming a second layer comprising a second remove oxide in conformity with the patterned resist. FIG. 
layer, and removing the sacrificial spacer layer to provide 25 lo4. 
chemical or biological sample situated in the nano-gap of an length and a thickness Of a nanowire and the 
are generally substantiah' in cross section, ire. FIG. l(c) depicts a silicon wafer 102 having an oxide 
comprising a first plurality of nanowire electrodes, depos- etching process in one embodiment is a reactive ion etching 
plurality of nanowire electrodes upon the sacrificial spacer wafer with the patterned Oxide layer 
nano-gaps between pairs of nanowire electrodes in the first At step 1.4, One Or more deposition processes are used to 
and second layers, The nanowire electrodes of the first and lo8, such as gold (Au) Or platinum 
(Pt) that will be patterned to form a first plurality of second layers are deposited so that they are aligned relative 
to one another at an angle different from degrees, In the nanowires in an array. the step 1.4 
embodiment depicted in the present disclosure, the nanow- 30 includes the deposition of an adhesion layer, such as a thin 
ires of the first layer are oriented in an orthogonal direction layer Of titanium (Ti) prior to the deposition Of the 
to the nanowires of the second layer, but in principle, the gold Or platinum, whereas such as Ni, Mo, cu, and 
nanowire electrodes of the first and second layers can be A1 do not require an adhesion layer when deposited On a 
deposited so that they are aligned relative to one another at substrate such as Oxide grown 
any angle different from zero degrees so as to form an array 35 thereon. In some embodiments, e-beam evaporation is used 
of crossed electrodes forming electrode pairs that can be to deposit theAu l(e) 
depicts the structure after the metal film 108 has been individually addressed. 
deposited. 
l(d) depicts the 
deposit a 
having a 
lo8 with an adhesion layer. 
is a schematic flow diagram loo depicting the steps 
array structure, in which l(a)-l(k) are 
Of the nano%ap 
array as it is formed stepwise in the depicted 
Optionally, at step 1.5, chemical and mechanical polish- 
Of a first fabrication process for producing a nano%ap 40 ing techniques are applied to the metal surface in order to 
any over-deposited metal and to make the surface 
perspective views depicting the flat for the fabrication of the second layer, FIG, 1v) shows 
the structure ofthe first plurality of first electrodes 108 in an 
array on the substrate. process. 
At step 1.6, a sacrificial spacer layer 110 (e.g., a layer 
silicon wafer that Can have a thermal oxide layer on an upper defining the separation thickness or nano-gap between elec- 
surface thereof. Other substrate materials can in principle be trodes in a pair of electrodes), such as an ultra thin metal 
used, such as other semiconductors, insulators such as glass film, is deposited and is patterned to cover the nanowires 
Or quartz, Or metals (Possibly covered with a thin insulating 108 in the first plurality of first electrodes individually. In 
layer to allow individual electrode nanowires to be electri- 50 embodiments, the sacrificial spacer layer 110 com- 
cally isolated from other nanowires, for example, aluminum prises the Same material that is present in an optional 
(AI) having an oxide coating). It is in Principle Possible to adhesion layer for the second plurality of second electrodes 
use as a substrate a processed silicon wafer having circuitry (114), for c ~ o m i u m  (cr), embodiments, 
Present thereon (Or therein). Such a wafer, after being the sacrificial spacer layer 110 comprises a different mate- 
Processed according to the Principles ofthe invention, may 55 rial, such as nickel (Ni) or germanium (Ge), than is present 
Provide both a nano-gaP electrode array Structure, and in an adhesion layer. The sacrificial spacer layer 110 has a 
circuitry useful to Process Signals from the nano-gaP e k -  bottom surface and a top surface as shown for example in 
trade array structure and/or to Control the operation of the FIG. l k ) .  The distance between the top and bottom surfaces 
nano-gap electrode array structure. defines a thickness of the sacrificial spacer layer 110. In 
At step 1.1, a thin silicon oxide film 104 is grown on the 60 various embodiments, the thickness of the sacrificial spacer 
silicon wafer 102, using convention thermal oxidation meth- layer 110 can be as thin as one or two atomic layers (less 
ods or other thin film deposition methods (e.g., chemical than 1 nanometer, or 10 angstroms) to dimensions oftens of 
vapor deposition methods and sputter deposition methods). nanometers. While it is possible to deposit one or two atomic 
In principle, other insulator layers, such as silicon nitride layers of the film, it is generally a good idea to deposit at 
(Si,N,) can also be deposited in place of thermally grown 65 least a few atomic layers to ensure the formation of a 
silicon dioxide. FIG. l(b) shows a schematic of a silicon continuous film. In some embodiments, sacrificial spacer 
wafer 102 with a thermal oxide layer 104. The thin thermal layers 110 having thicknesses of less than 10 nanometers 
In FIG. l(a), there is dmwn a substrate 102, such as a 45 
US 7,385,295 B2 
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(nm) have been fabricated. As already indicated, there are used, such as other semiconductors, insulators such as glass 
applications for which a sacrificial spacer layer having a or quartz, or metals (possibly covered with a thin insulating 
thickness dimension below 10 nm is desirable, such as for layer to allow individual electrode nanowires to be electri- 
single molecular detection. However, it should be under- cally isolated from other nanowires, for example, aluminum 
stood that sacrificial spacer layers having thicknesses mea- 5 (Al) having an oxide coating). It is in principle possible to 
sured in microns have also been produced, and may be use as a substrate a processed silicon wafer having circuitry 
useful in other applications, such as biological applications present thereon (or therein). Such a wafer, after being 
where structures having dimensions larger than 10 nanom- processed according to the principles of the invention, may 
eters may be of interest. FIG. l(g) depicts the structure of the provide both a nano-gap electrode array structure, and 
ultra thin sacrificial spacer layer 110 deposited over elec- i o  circuitry useful to process signals from the nano-gap elec- 
trode nanowires 108, so that the sacrificial spacer layer 110 trode array structure andor to control the operation of the 
extends somewhat beyond the width dimension of the nano-gap electrode array structure. 
nanowires 108, for example to prevent the next layer com- At step 2.1, a thin dielectric or insulator film 204 is grown 
prising the second plurality of second electrode nanowires on the silicon wafer 202. In some embodiments the thin 
from contacting the first plurality of first electrode nanow- 15 insulator film 204 comprises silicon oxide (SiO,) or silicon 
ires. nitride (Si3N4), which can be prepared using convention 
Using a combination of e-beam lithography and e-beam thermal oxidation methods or by reacting the silicon with 
deposition of Au film with an adhesion layer, a second ammonia or other nitrogen-bearing substance, for example, 
nanowire layer is created crosswise to the first layer. At step in a plasma system, to grow the oxide or nitride, respec- 
1.7, a second resist layer 112 is applied to the structure and 20 tively. Thin insulator films also can be grown using conven- 
is patterned, for example using electron beam lithography. tional thin film growth methods such as LPCVD (low 
As shown in FIG. l(h), in one embodiment, the length pressure chemical vapor deposition), or PECVD (plasma 
dimension in the lithographic pattern that defines the second enhanced chemical vapor deposition). In principle, other 
plurality of nanowires is orthogonal to the length dimension insulator layers can also be deposited in place of thermally 
of the first plurality of nanowires. 25 grown silicon dioxide or silicon nitride. FIG. 2(b) shows a 
At step 1.8, in a manner similar to step 1.4, metal (such schematic of a silicon wafer 202 with an insulator layer 204. 
as gold) is deposited (optionally with an adhesion layer), to The thin insulator layer 204 provides electrical isolation 
form a second plurality of second electrode nanowires in an between pairs of nanowires and between the nanowires and 
array. FIG. l(i) depicts the deposition of metal 114 over the the silicon wafer substrate 202. 
substrate oxide 104 and sacrificial spacer layers 110, and 30 At step 2.2, a layer of resist 206 is applied over the 
additionally, deposited (but unnecessary) metal 115 over the insulator layer 204 using conventional processing methods, 
patterned resist 112. and the resist 206 is patterned using e-beam lithography to 
At step 1.9, a lift-off process is used to remove the resist create a template for the first nanowire layer. The litho- 
112 and the metal 115 that was deposited on top of the resist graphic patterning allows one to control the dimension of a 
112, leaving the second plurality of nanowire electrodes 114 35 width, a length, and a thickness of a nanowire electrode, and 
in an array, as shown in FIG. 1). the spacing between one nanowire electrode and an adjacent 
At step 1.10, the sacrificial spacer layers 110 (for nanowire electrode in an electrode array. FIG. 2(c) depicts a 
example, Cr, Ge, or Ni) are removed in an etching process, silicon wafer 202 having an insulator layer 204 upon which 
for example with wet chemical etchant, and the resultant is a patterned resist layer 206. 
nanowire stack is rinsed with deionized water and optionally 40 At step 2.3, an etching process is used to remove a portion 
dried in a CO, critical point drier. In one embodiment, the of the insulator layer is conformity with the patterned resist 
sarificial spacer layer does not comprise the same material as 206, to form grooves that will hold electrode metal. The 
the adhesion layer for the first polarity of electrode array, in etching process in one embodiment is a reactive ion etching 
order to insure that the adhesion layer is not dissolved during process, but any suitable etching process that can be applied 
the removal of the sarificial spacer layers. The final structure 45 to remove some of the insulator in conformity with the 
that results is depicted in FIG. l(k) in which a gap 116 can patterned resist can in principle be used. The masking 
be discerned between surfaces of individual wires 108 and material for the etching can be an e-beam resist or a metallic 
114 in the first and second pluralities of electrodes in array film, e.g., Cr or Al. If a metal film is used as a mask, it 
configuration. The gap 116 is a separation distance between preferably should be deposited directly on the insulator 
surfaces of the individual nanowires 108 and 114 in the first 50 surface, for example using e-beam evaporation, and then 
and second pluralities of electrodes. The dimension of the patterned, for example with electron beam lithography. 
gap 116 is defined by the thickness of the sacrificial spacer Reactive ion etching followed by the removal of the mask 
layer 110, which can be controlled when the sacrificial material will result in the grooves or molds for the nanow- 
spacer layer 110 is deposited. To the extent that the sacri- ires, which can be fabricated using Au, Pt, or other suitably 
ficial spacer layer 110 is uniform in thickness, the gaps 116 55 conductive and unreactive metals, possibly with the use of 
between surfaces of different pairs of nanowires 108,114 in an adhesion layer. The purpose of the step of defining 
the first and second pluralities of electrodes will be uniform grooves or molds is to make a planar surface for fabrication 
or constant. of the second layer nanowire array described hereinafter. 
FIG. 2 is a schematic flow diagram 200 depicting the steps One can optionally omit this fabrication step if one is willing 
of a second fabrication process for producing a nano-gap 60 to obtain nanowires in the second array that have humps, as 
electrode array structure, in which FIGS. 2(a)-2(k) are will be explained with regard to FIG. 3 hereinbelow. FIG. 
perspective views depicting the structure of the nano-gap 2 ( 4  depicts the silicon wafer with the patterned insulator 
electrode array as it is formed stepwise in the depicted layer 204 having resist 206 present over portions of the 
process. unetched insulator 204. 
At step 2.4, one or more deposition processes are used to 
silicon wafer that can have an insulator layer on an upper deposit a metallic film 208, such as gold (Au) or platinum 
surface thereof. Other substrate materials can in principle be (Pt) that will be patterned to form a first plurality of 
In FIG. 2(a), there is shown a substrate 202, such as a 65 
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nanowires in an electrode array. Optionally, the step 2.4 
includes the deposition of an adhesion layer, such as a thin 
layer of titanium metal (Ti) prior to the deposition of the 
gold or platinum, whereas metals such as Ni, Mo, Cu and A1 
do not require an adhesion layer when deposited on a 
substrate such as silicon having a thermal oxide grown 
thereon. In some embodiments, e-beam evaporation is used 
to deposit the Au film 208 with an adhesion layer. Excess 
metal 209 may overcoat portions of the resist 206 in the 
course or performing the one or more deposition processes. 
FIG. 2(e) depicts the structure after the metal film 208, 209 
has been deposited. 
At step 2.5, a lift-off process, for example using acetone, 
is used in order to remove a soluble resist 206 and any 
overcoated metal 209 including adhesion layers, if any, 
leaving in place the first layer 208 of the nanowire array. The 
thickness of the Au nanowire is controlled, for example, 
making it equal to the depth of the molds. However, 
mechanical polishing can be applied to make the surface flat, 
prior to fabrication of the second layer of the nanowire 
arrays. FIG. 2v) shows the structure of the first plurality of 
first electrodes 208 in an array on the substrate. 
At step 2.6, an e-beam patterned resist 210 is provided for 
use in metal deposition to fabricate the second plurality of 
nanowires. FIG. 2&) depicts the structure of the e-beam 
patterned resist 210 deposited over the first plurality of first 
electrode nanowires 208. 
At step 2.7, a second plurality of second electrodes in an 
array configuration is deposited. A different (second) adhe- 
sion layer material (for example, Cr, Ge, or Ni) is used for 
the second array of nanowires 214 than was used for that of 
the first nanowire array 208. The nanowires in the second 
plurality of second electrodes can comprise Au, Pt, or other 
suitably conductive and unreactive metals. The adhesion 
layer for the second array of nanowires 214 will be removed 
in the final step (that is, the second adhesion layer is also the 
sacrificial spacer layer 212) and its thickness will determine 
the vertical gap 218 at the cross junctions between the first 
plurality of first electrodes 208 in an array configuration and 
the second plurality of second electrodes 214 in an array 
configuration. The thickness of the adhesion layer (or sac- 
rificial spacer layer 212), and consequently, the dimension of 
the gap 218, can be controlled precisely in nanometer scale 
using ultra thin film growth methods (e.g., electron beam 
evaporation or sputter deposition). FIG. 2((h) depicts the 
deposited adhesiodsacrificial spacer layer 212 and the sec- 
ond plurality of second electrodes in an array 214, as well as 
adhesion layer material and excess electrode metal 215 that 
will be removed during the lift-off process. The sacrificial 
spacer layer 212 has a bottom surface and a top surface as 
shown in FIG. 2(h). In various embodiments, the thickness 
of the sacrificial spacer layer 212 can be as thin as one or two 
atomic layers (less than 1 nanometer, or 10 angstroms) to 
dimensions of tens of nanometers. While it is possible to 
deposit one or two atomic layers of the film, it is generally 
a good idea to deposit at least a few atomic layers to ensure 
the formation of a continuous film. In some embodiments, 
sacrificial spacer layers 212 having thicknesses of less than 
10 nanometers (nm) have been fabricated. As shown in FIG. 
2(h), in one embodiment, the length dimension in the 
lithographic pattern that defines the second plurality of 
nanowires 214 is orthogonal to the length direction of the 
first plurality of nanowires 208. 
At step 2.8, a lift-off process is used to remove the resist 
210 along with the adhesion layer 212 and the metal 215 that 
was deposited on top of the resist 210, including adhesion 
10 
layers, if any, leaving the second plurality of second elec- 
trode nanowires 214 in an array, as shown in FIG. 2(i). 
At step 2.9, an anchor mesh 216 is created over the 
nanowire arrays using an electrically insulating material 
5 (e.g., silicon monoxide SiO) in order to secure the nanowire 
structure. The patterns for the mesh 216 are created using 
lithography. The anchor mesh 216 structure is created by 
thin film deposition of an electrically insulating material (in 
one embodiment, thermal evaporation of silicon monoxide) 
i o  followed by a lift-off process in a solvent (in one embodi- 
ment, acetone). FIG. 2(j) depicts the lattice structure holding 
the second plurality of second electrode nanowires 214. 
At step 2.10, the sacrificial spacer layers 212 are removed 
in an etching process. The etching process can be a wet or 
15 dry chemical etching process (depending on the material to 
be removed) leaving the nanowire frame 214 holding the 
second plurality of second electrode nanowires 214 in the 
proper positions in the absence of the sacrificial spacer 
layers 212. The final structure that results is depicted in FIG. 
20 2(k) in which a gap 218 can be discerned between surfaces 
of individual wires 208 and 214 in the first and second 
pluralities of electrodes in array configuration. The gap 218 
is a separation distance between surfaces of the individual 
nanowires 208 and 214 in the first and second pluralities of 
25 electrodes. The dimension of the gap 218 is defined by the 
thickness of the sacrificial spacer layer 212. To the extent 
that the sacrificial spacer layer 212 is uniform in thickness, 
the gaps 218 between surfaces of different pairs of nanow- 
ires 208, 214 in the first and second pluralities of electrodes 
30 will be uniform or constant. 
In yet another process for producing a nano-gap electrode 
array structure, the first plurality of first electrodes in an 
array can be fabricated on a flat dielectric layer without 
forming grooves or molds for nanowires, as shown and 
35 described with regard to FIG. 3. FIG. 3 is a schematic flow 
diagram depicting the steps of a third fabrication process for 
producing a nano-gap electrode array structure, in which 
FIGS. 3(a)-3(h) are perspective views depicting the struc- 
ture of the nano-gap electrode array as it is formed stepwise 
40 in the depicted process. This process produces humped wires 
or electrodes in the second plurality of second electrodes in 
an array configuration. 
In FIG. 3(a), there is shown a substrate 302, such as a 
silicon wafer that can have an insulator layer on an upper 
45 surface thereof. Other substrate materials can in principle be 
used, such as other semiconductors, insulators such as glass 
or quartz, or metals (possibly covered with a thin insulating 
layer to allow individual electrode nanowires to be electri- 
cally isolated from other nanowires, for example, aluminum 
50 (Al) having an oxide coating). It is in principle possible to 
use as a substrate a processed silicon wafer having circuitry 
present thereon (or therein). Such a wafer, after being 
processed according to the principles of the invention, may 
provide both a nano-gap electrode array structure, and 
55 circuitry useful to process signals from the nano-gap elec- 
trode array structure andor to control the operation of the 
nano-gap electrode array structure. 
At step 3.1, a thin dielectric or insulator film 304 is grown 
on the silicon wafer 302. In some embodiments the thin 
60 insulator film 304 comprises silicon oxide (SiO,) or silicon 
nitride (Si3N4), which can be prepared using convention 
thermal oxidation methods or by reacting the silicon with 
ammonia or other nitrogen-bearing substance, for example, 
in a plasma system, to grow the oxide or nitride, respec- 
65 tively. Thin insulator films also can be grown using conven- 
tional thin film growth methods such as LPCVD (low 
pressure chemical vapor deposition), or PECVD (plasma 
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enhanced chemical vapor deposition). In principle, other deposit one or two atomic layers of the film, it is generally 
insulator layers can also be deposited in place of thermally a good idea to deposit at least a few atomic layers to ensure 
grown silicon dioxide or silicon nitride. FIG. 3(b) shows a the formation of a continuous film. In some embodiments, 
schematic of a silicon wafer 302 with an insulator layer 304. sacrificial spacer layers 312 having thicknesses of less than 
The thin insulator layer 304 provides electrical isolation 5 10   nome meters (m) have been fabricated. As shown in FIG. 
between pairs of nanowires and between the nanowires and 3k),  in One embodiment, the length dimension in the 
the silicon wafer substrate 302. lithographic pattern that defines the second plurality of 
At step 3.2, a layer of resist 306 is applied Over the nanowires 314 is orthogonal to the length direction of the 
insulator layer 304 using conventional processing methods, first plurality Of nanowires 308. 
and the resist 306 is patterned using e-beam lithography to At step 3.7, a lift-off Process is used to remove the resist 
create a template for the first nanowire layer, The litho- 310 along with the adhesion layer 312 and the metal 315 that 
graphic patterning allows one to control the dimension of a was deposited on top of the resist 310, leaving the second 
width, a length, and a thickness of a nanowire electrode, and Plurality ofnanowire electrodes 314 in an array, as shown in 
the spacing between one nanowire electrode and an adjacent 
nanowire electrode in an electrode array. FIG. 3(c) depicts a Processes similar to the processes of step 2.9 and 2.10 
silicon wafer 302 having an insulator layer 304 upon which l5 described above can then be applied to the structure of FIG. 
is a patterned resist layer 306. 3(h), so as to form an anchor mesh similar to mesh 216 that 
At step 3.3, one or more deposition processes are used to Will Support the ~ c o n d  Plurality ofnanowire electrodes 314 
deposit a metallic film 308, such as gold (Au) or platinum in an array. Etching can be used to remove the sacrificial 
(Pt) that will be patterned to form a first plurality of spacer layers 312 to produce a nanogap between surfaces of 
3(h). 
nanowires in an electrode array. Optionally, the step 3.3 
includes the deposition of an adhesion layer, such as a thin 
layer of titanium metal (Ti) prior to the deposition of the 
gold and platinum, whereas metals such as Ni, Mo, Cu, and 
A1 do not require an adhesion layer when deposited on a 
substrate such as silicon having a thermal oxide grown 
thereon. In some embodiments, e-beam evaporation is used 
to deposit the Au film 308 with an adhesion layer. FIG. 3 ( 4  
depicts the structure after the metal film 308 has been 
deposited. 
At step 3.4, a lift-off process, for example using acetone, 
is used in order to remove a soluable resist and any over- 
coated metal and any adhesion layers, leaving in place the 
first layer of the nanowire array. FIG. 3(e) shows the 
structure of the first plurality of first electrodes 308 in an 
array on the substrate 302. The first plurality of first elec- 
trodes 308 protrude above the upper surface of the insulator 
304. 
At step 3.5, an e-beam patterned resist 310 is provided for 
use in metal deposition to fabricate the second plurality of 
nanowires. FIG. 3v) depicts the structure of the e-beam 
patterned resist 310 deposited over the first plurality of first 
electrode nanowires 308. 
At step 3.6, a second plurality of second electrodes in an 
array configuration is deposited. A different (second) adhe- 
sion layer material (for example, Cr, Ge, or Ni) is used for 
the second array of nanowires 314 than was used for that of 
the first nanowire array 308. The nanowires in the second 
plurality of second electrodes can comprise Au, Pt, or other 
suitably conductive and unreactive metals. The adhesion 
layer for the second array of nanowires 314 will be removed 
in the final step (that is, the second adhesion layer is also the 
sacrificial spacer layer 312) and its thickness will determine 
the vertical gap 318 at the cross junctions between the first 
plurality of first electrodes 308 in an array configuration and 
the second plurality of second electrodes 314 in an array 
configuration. The thickness of the adhesion layer (or sac- 
rificial spacer layer 312), and consequently, the dimension of 
the gap 318, can be controlled precisely in nanometer scale 
using ultra thin film growth methods (e.g., electron beam 
evaporation or sputter deposition). FIG. 3 k )  depicts the 
deposited adhesiodsacrificial spacer layer 312 and the sec- 
ond plurality of second electrodes in an array 314, as well as 
adhesion layer material and excess electrode metal 315 that 
will be removed during the lift-off process. The sacrificial 
spacer layer 312 has a bottom surface and a top surface as 
shown in FIG. 3k). In various embodiments, the thickness 
of the sacrificial spacer layer 312 can be as thin as one or two 
atomic layers (less than 1 nanometer, or 10 angstroms) to 
dimensions of tens of nanometers. While it is possible to 
20 individual wires 308 and 314 in tgefirst and second plu- 
ralities of electrodes in array configuration. The gap is a 
separation distance between surfaces of the individual 
nanowires 308 and 314 in the first and second pluralities of 
electrodes. The dimension of the gap is defined by the 
25 thickness of the sacrificial spacer layer 312. To the extent 
that the sacrificial spacer layer 312 is uniform in thickness, 
the gaps between surfaces of different pairs of nanowires 
308, 314 in the first and second pluralities of electrodes will 
be uniform or constant. 
Still another method for producing a three dimensional 
structure comprising two arrays of nanowire electrodes with 
a nanometer gap between surfaces of selected electrodes of 
the first plurality and surfaces of selected electrodes of the 
second plurality is to make two arrays of electrodes, and to 
position one relative to the other in a machine such as a 
scanning probe microscope. While such an array can in 
principle be constructed, there are likely to be problems 
maintaining parallel orientation of the planes defined by the 
surfaces of the electrodes, as well as dificulties in wiring a 
structure that can be dynamically positioned. 
In order to make the nano-gap electrode structure fabri- 
cated by any of the fabrication process described above 
convenient to use, one can provide electrical connection 
contacts connected to the first plurality of first electrodes and 
the second plurality of second electrodes. The electrical 
45 connection contacts can be made in any convenient size or 
configuration, such as contact pads, solder pads or wires, or 
electrical connectors of a type for mating to another elec- 
trical device, such as a circuit board, a microprocessor-based 
signal processor, an analytical instrument, or a control 
50 circuit for controlling the operation of the nano-gap elec- 
trode array. FIGS. 4(a) and 4(b) are optical images 401,402 
of a nano-gap electrode array structure comprising 50 
nanometer nanowires 408, 414 and having contact pads. 
FIG. 4(a) is an image taken at lower magnification than the 
55 image shown in FIG. 4(b). In each image, one sees a region 
of a nano-gap electrode array structure comprising a first 
plurality of first electrodes 408 and a second plurality of 
second electrodes 414 in mutually orthogonal orientation, 
with contact pads 430 forming the electrical connection 
contacts electrically connected to a first end of the electrodes 
6o of the first plurality 408, and with contact pads 432 electri- 
cally connected to a first end of the electrodes of the second 
plurality 414. A fiduciary mark 440 appears in both of FIGS. 
4(a) and 4(b), which fiduciary mark is useful for aligning the 
processing of successive layers of resist. 
FIGS. 5(a), 5(b), and 5(c) are scanning electron micro- 
scope (SEM) images of portions of nano-gap electrode array 
structures comprising substantially SO nm wire (5(a)), sub- 
30 
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stantially 60 nm wire (5(b)), and substantially 30 nm wire 
(5c)), respectively. FIG. 5(a) is an image 501 that depicts 
nanowires 502 and 503 having substantially orthogonal 
orientation. FIG. 5(a) depicts a region 504 where nanowires 
502 and 503 cross, which region represents the nano-gap 
between the crossed nanowires. A 100 nm scale 505 is 
shown in FIG. 5(a) for comparison with the nanowires. 
FIGS. 5(b) and 5(c) depict similar structures, differing in the 
dimensions of the nanowires used to fabricate the array. FIG. 
5(b) depicts a region 514 where nanowires 512 and 513 
cross, which region represents the nano-gap between the 
crossed nanowires. A 100 nm scale 515 is shown in FIG. 
5(b) for comparison with the nanowires. FIG. 5(c) depicts a 
region 524 where nanowires 522 and 523 cross, which 
region represents the nano-gap between the crossed nanow- 
ires. A 200 nm scale 525 is shown in FIG. 5(c) for com- 
parison with the nanowires. 
FIG. 5 ( 4  is a scanning electron microscope (SEM) image 
540 at low magnification, showing a region of a nano-gap 
electrode array structure comprising a first plurality of first 
electrodes (nanowires) 542 and a second plurality of second 
electrodes (nanowires) 543 in mutually orthogonal orienta- 
tion. The intersections 544 of electrodes 542 of the first 
plurality and electrodes 543 of the second plurality define 
nano-gaps as described herein, which are similar to the 
regions 504,514, 524 described above. A 20 pm (microme- 
ter) scale 545 is provided for comparison. 
FIG. 6(a) is a schematic diagram 600 of a test circuit 
comprising an electrode pair comprising two nanowires 
having 200 nm widths 602, 604, oriented orthogonally to 
each other and having a gap of substantially 5 nm, which 
electrode pair is connected to a power supply indicated by 
the symbol 620. 
FIG. 6(b) is a graph 610 of the current normally observed 
to flow across the electrode pair as a function of applied 
voltage when tested using a circuit such as that of FIG. 6(a), 
with no electrically active substance deliberately placed in 
the 5 nm gap. The currentholtage characteristic is repre- 
sented by curves 612,614. The vertical axis 616 of FIG. 6(b) 
is given in units ofAmperes, and shows typical current flows 
of the order of less than l ~ l O - ~  Ampere (1 nanoAmp). The 
horizontal axis of FIG. 6(b) is given in units of Volts. 
FIG. 6(c) is a second graph 630 depicting anomalous 
current flows 624, 626 observed across the electrode pair as 
a function of applied voltage when tested using a circuit such 
as that of FIG. 6(a), with no electrically active substance 
deliberately placed in the 5 nm gap. The non-linear behavior 
of curve 624, and the behavior of curve 626 (corresponding 
to substantially short circuit conditions that superimpose on 
the vertical axis) are seen in a small fraction of fabricated 
electrodes, and are thought to represent shorting as a result 
of bending of the nanowires under large enough applied 
voltage. The vertical axis 626 of FIG. 6(c) is given in units 
of Amperes, and shows anomalous current flow of the order 
of some units of lo-' Ampere (10 nanoAmp), more than ten 
times larger than the current flows observed in FIG. 6(b). 
The horizontal axis of FIG. 6(c) is given in units of Volts. 
While the present invention has been particularly shown 
and described with reference to the structure and methods 
disclosed herein and as illustrated in the drawings, it is not 
confined to the details set forth and this invention is intended 
to cover any modifications and changes as may come within 
the scope and spirit of the following claims. 
What is claimed is: 
1. A method of fabricating a nano-gap electrode structure 
forming a first plurality of first electrodes in an array, each 
of said plurality of first electrodes having a first elec- 
trode surface; 
in an array configuration, comprising the steps of: 
14 
depositing a sacrificial spacer layer having a first surface 
and a second surface defining a thickness of said 
sacrificial spacer layer upon said first electrode surface 
of at least one of said first electrodes, said first surface 
of said sacrificial spacer layer adjacent said first elec- 
trode surface of said first electrode; 
forming a second plurality of second electrodes in an 
array, each of said plurality of second electrodes having 
a first electrode surface, said second surface of said 
sacrificial spacer layer adjacent said first surface of at 
least one of said second plurality of second electrodes; 
and 
removing at least that portion of said sacrificial spacer 
layer having said first surface of said sacrificial spacer 
layer adjacent said first electrode surface of a selected 
one of said first plurality of first electrodes and said 
second surface of said sacrificial spacer layer adjacent 
said first electrode surface of at least one of said second 
whereby said first electrode surface of said selected one of 
said first plurality of first electrodes and said first 
electrode surface of at least one of said second plurality 
of second electrodes define an electrode gap having a 
dimension substantially equal to said thickness of said 
portion of said sacrificial spacer layer that was 
removed, said first electrode surface of said selected 
one of said first plurality of first electrodes and said first 
electrode surface of at least one of said second plurality 
of second electrodes configured to maintain said elec- 
trode gap dimension in response to an application of an 
electrical signal of sufficient magnitude to operate said 
three-dimensional nano-gap electrode structure in an 
array configuration. 
2. A three-dimensional nano-gap electrode structure in an 
a first plurality of first electrodes in an array, each of said 
plurality of first electrodes having a first electrode 
surface; and 
a second plurality of second electrodes in an array, each 
of said plurality of second electrodes having a first 
electrode surface, a first surface of at least one of said 
first plurality of first electrodes disposed at a separation 
distance from said first electrode surface of a selected 
one of said second plurality of second electrodes, said 
separation distance defined by a void resulting from 
removal of a sacrificial material, said separation dis- 
tance being measured in a direction perpendicular to at 
least one of said first electrode surface of said first 
electrode and said first electrode surface of said second 
electrode, said first plurality of first electrodes and said 
second plurality of second electrodes configured to 
maintain said separation distance in response to an 
application of an electrical signal of sufficient magni- 
tude to operate said three-dimensional nano-gap elec- 
trode structure in an array configuration; 
whereby said first electrode surface of one of said first 
plurality of first electrodes and said first electrode 
surface of one of said second plurality of second 
electrodes define a three-dimensional structure. 
3. The three-dimensional nano-gap electrode structure in 
an array configuration of claim 2, wherein said separation 
distance has a dimension of less than 10 nm. 
4. The three-dimensional nano-gap electrode structure in 
an array configuration of claim 3, wherein said separation 
distance has a dimension of less than 5 nm. 
5 
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2o plurality of second electrodes; 
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5. The three-dimensional nano-gap electrode structure in 
an array configuration of claim 2, further comprising a 
substrate for supporting said three dimensional nano-gap 
electrode structure. 
6. The three-dimensional nano-gap electrode structure in 
an array configuration of claim 5, wherein said substrate is 
a semiconductor material. 
7. The three-dimensional nano-gap electrode structure in 
an array configuration of claim 6, wherein said semicon- 
ductor material is silicon. 
8. The three-dimensional nano-gap electrode structure in 
an array configuration of claim 2, further comprising an 
insulator layer upon said substrate for electrically insulating 
at least one electrode of said nano-gap electrode structure 
from said substrate. 
9. The three-dimensional nano-gap electrode structure in 
an array configuration of claim 2, further comprising elec- 
trical connection contacts connected to said first plurality of 
first electrodes and said second plurality of second elec- 
trodes, said electrical connection contacts configured to 
provide convenient electrical communication between said 
nano-gap electrode structure and another electrical device. 
10. The three-dimensional nano-gap electrode structure in 
an array configuration of claim 2, further comprising a 
lattice structure that mechanically supports at least one of 
said first plurality of first electrodes and said second plural- 
ity of second electrodes. 
11. The three-dimensional nano-gap electrode structure in 
an array configuration of claim 2, wherein at least one of said 
first plurality of first electrodes in an array and at least one 
of said second plurality of second electrodes in an array are 
disposed relative to one another in an orthogonal orientation. 
12. A method of fabricating the nano-gap electrode struc- 
ture of claim 2, comprising the steps of: 
forming a first plurality of first electrodes in an array, each 
of said plurality of first electrodes having a first elec- 
trode surface; 
depositing a sacrificial spacer layer having a first surface 
and a second surface defining a thickness of said 
sacrificial spacer layer upon said first electrode surface 
of at least one of said first electrodes, said first surface 
of said sacrificial spacer layer adjacent said first elec- 
trode surface of said first electrode; 
forming a second plurality of second electrodes in an 
array, each of said plurality of second electrodes having 
a first electrode surface, said second surface of said 
sacrificial spacer layer adjacent said first electrode 
surface of at least one of said second plurality of second 
electrodes; and 
removing at least that portion of said sacrificial spacer 
layer having said first surface of said sacrificial spacer 
layer adjacent said first electrode surface of a selected 
one of said first plurality of first electrodes and said 
second surface of said sacrificial spacer layer adjacent 
said first electrode surface of at least one of said second 
plurality of second electrodes; 
whereby a structure according to claim 15 is produced 
wherein said first electrode surface of said selected one 
of said first plurality of first electrodes and said first 
electrode surface of at least one of said second plurality 
of second electrodes define an electrode gap having a 
dimension substantially equal to said thickness of said 
portion of said sacrificial spacer layer that was 
removed. 
13. The method of fabricating a nano-gap electrode struc- 
ture in an array configuration according to claim 12, further 
comprising the step of: 
5 
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providing a substrate for supporting said nano-gap elec- 
14. The method of fabricating a nano-gap electrode struc- 
ture in an array configuration according to claim 13, further 
comprising the step of: 
providing a first adhesion layer between said substrate and 
at least one of said first plurality of first electrodes. 
15. The method of fabricating a nano-gap electrode struc- 
ture in an array configuration according to claim 14, wherein 
said first adhesion layer and said sacrificial spacer layer 
comprise a different material composition. 
16. The method of fabricating a nano-gap electrode struc- 
ture in an array configuration according to claim 13, wherein 
said substrate is a semiconductor material. 
17. The method of fabricating a nano-gap electrode struc- 
ture in an array configuration according to claim 16, wherein 
said semiconductor material is silicon. 
18. The method of fabricating a nano-gap electrode struc- 
ture in an array configuration according to claim 13, further 
comprising the step of: 
providing an insulator layer upon said substrate for elec- 
trically insulating at least one electrode of said nano- 
gap electrode structure from said substrate. 
19. The method of fabricating a nano-gap electrode struc- 
ture in an array configuration according to claim 12, further 
comprising the step of: 
defining a dimension of at least one of said first plurality 
of first electrodes in an array and said second plurality 
of second electrodes in an array by lithographic meth- 
ods. 
20. The method of fabricating a nano-gap electrode struc- 
ture in an array configuration according to claim 19, wherein 
said dimension is a selected one of a width of a selected 
electrode, a separation between two adjacent electrodes in 
said first plurality of first electrodes, and a separation 
between two adjacent electrodes in said second plurality of 
second electrodes. 
21. The method of fabricating a nano-gap electrode struc- 
ture in an array configuration according to claim 12, further 
comprising the step of: 
defining a relative orientation between at least one of said 
first plurality of first electrodes in an array and at least 
one of said second plurality of second electrodes in an 
array by lithographic methods. 
22. The method of fabricating a nano-gap electrode struc- 
ture in an array configuration according to claim 21, wherein 
said relative orientation is an orthogonal orientation. 
23. The method of fabricating a nano-gap electrode struc- 
ture in an array configuration according to claim 12, further 
comprising the step of: 
forming a lattice structure that mechanically supports at 
least one of said first plurality of first electrodes and 
said second plurality of second electrodes. 
24. The method of fabricating a nano-gap electrode struc- 
ture in an array configuration according to claim 12, further 
comprising the step of: 
providing electrical connection contacts connected to said 
first plurality of first electrodes and said second plu- 
rality of second electrodes, said electrical connection 
contacts configured to provide convenient electrical 
communication between said nano-gap electrode struc- 
ture and another electrical device. 
25. The method of fabricating a nano-gap electrode struc- 
ture in an array configuration according to claim 12, wherein 
said thickness of said sacrificial spacer layer is less than ten 
nanometers. 
trode structure. 
* * * * *  
